huajun.wang

Chiplets: Meta-Scale Chiplet Velocity Accelerating AI SoC De

← 返回今日版面
商业芯片设计chiplets半导体信号强度 2.21 条来源

来源

1 条

Meta's Infra Silicon team is responding to the rapid evolution of AI model architectures by accelerating their SoC development to a six-month tape-out cadence,

2026-11-05EEE Timeseetimes.com媒体